University of Saskatchewan Department of Computer Science

Computer Science 220 Introduction to Digital Systems Design

Midterm Examination March 2, 2004 Closed Book, 1 Letter Size sheet of notes allowed

Time: 75 minutes Total Marks: 75

Instructions

- 1) DO NOT OPEN THIS EXAMINATION UNTIL YOU ARE GIVEN PERMISSION!
- 2) Read through the entire examination before you begin.
- 3) Plan your time wisely. You have 1 minute per mark.
- 4) This examination is closed book; one 8.5" by 11" sheet of notes is allowed.
- 5) Calculators, communication devices and computing devices are not permitted.
- Answer all examination questions on this examination paper. No other submissions will be accepted.
- 7) Throughout this examination, if the identities (logical names) of inputs or outputs are specified, these identities are specified in the order most-significant to least-significant. For example, in Question 2, the inputs are specified as (A, B, C). Therefore, consider A to be the most significant input bit and C the least significant bit. Your solutions must follow this convention or you will lose marks!

139-

MARK SUMMARY		
Question	PRODUCT OF	
1	1.5	
2	3	
3	5	
4	16	
5	4	
6	2.	
7	E.	
8 9	9	
	5	
10	g	
Total	55	

1. (2 marks) What benefit (or benefits) do we expect to gath by using Shannon's expansion of the consideration of the constant of the constant


Using Stannon's expansion stated facilitates the use of multiplexors and allows for lower cost implementations (ic. fewer transistors are necessary to represent the same circuit).

1. Making use of an existing escure

2. (3 marks) Complete the following table. All values are in decimal

N	2 ^N	
9	512	
11	2048	
15	7048 32768	
10	1024	
13	8192	
7	128	

3. (5 marks) Implement the function $f(A, B, C) = \sum_{i=1}^{n} (3,4,6)$ using a 2 input multiplexer and any other necessary gates. Show the Shannon's expansion using A as the (select) control signal to the multiplexer. You must draw the circuit.



2

4. (10 marks) Write the Entity and Architecture VHDL code for a logic circuit with three inputs (A, B, C) and three outputs (X, Y, Z). When the binary value of the inputs is greater than or equal to 4, the outputs are the negation of the inputs. The outputs are equal to the inputs for all other input patterns.

ENTITY Q4.15

PORT (a,b,c:IN STD_LOGIC;

Xy, 7:OUT STD_LOGIC;

END Q4;

ARCHITECTURE bhassign OF Q4 IS

BEGIN.

WITH a SELECT

X = (NOTA) WHEN OTHERS;

(a) WHEN OTHERS;

(b) WHEN OTHERS;

Z = (NOT (C)) WHEN OTHERS;

(C) WHEN OTHERS;

END bitassign;



5. (10 marks) A full-subtractor is a combinational circuit that performs a subtraction between (wo bits) taking into account that a 1 may have been borrowed from 3 bit of lesser significance.

Design a 1-bit full-subtractor circuit to the point of developing the necessary logic equation(s).

Define the inputs as X, Y, and Bin where X and Y are the input bits and Bin = Borrow input and define the outputs as B and D where B = Borrow, D = Difference.

define the outputs as B	and \mathbf{D} where $\mathbf{B} = \mathbf{I}$	Borrow, D = Difference.	
You do not have to di	raw the circuit.	B	
Xy Bin		x 200 01 11	<u>O.</u>
000	0 O.	0000	<u> </u>
00 1	O I	0 0 0	2
010	1 1	100	\mathcal{D}
014	1 1	D/VU A. Y	(/// 11)//40.)
1 00		D BOOKIN'S) = (XY)+(YBin)
100		× 3000 11 15	2
101	0 1	001	<u>-</u>
10	00		†
10	.	1 (11)	4
(()	1 1	D/VUO V	-1/0. \. / 0. \.
, ,		_	=(XBin)+(Bin)+
	1	A. rander	(XY)
		BOXYIBD	
)	1	000	R=B=X+BNIXY
	1	B	N.R EXEY
		0 0	13-13/2
		61100	
		180	
		10 0 0 0	
	The street was	ا ا ا ا ا ا	
() (C ()) () () () () () () (The house of the	y plus - 1	1110
V 1100%		1110	y 10 11 -
X 000 1	X	1100 × 0001	- 30011
1.01	Y	6011 y coo!	ιω.
CMPT220 Midterm 2004		2001	March 2, 2004

6. (8 marks) Using full-subtractors, design a 3 bit circuit (inputs are (A, B, C)) that subtracts 3 from the input value. The input bit patterns are interpreted as an unsigned integer number. For example, if the input value is 5, the output value is 2. Underflow is permitted and ignored. In the case of underflow, the result is given by ((input - 3) mod (2³)). Draw the circuit using a box to represent each full-subtractor. Clearly identify the input and output signals.

INP-2-3	
ABC Front (man 3) mod (2) 0000 underfor (010. 2010 underfor 000. 3011 000:	VASO A BZ + ABC
4 100 00 1 5 101 0 10 6 110 0 1 11 7 111 100	YAR (00 6) 11 10 10 10 00 Vias BC + ABC
	A 86001 11 10. 0000 11.
Dr De LSE	7(A,B,C) = ABC+BC

7. (10 marks) Implement the simplified version of the logic function $f(A, B, C) = \Pi M(0,1,2,5,6)$ using only 2 input NOR gates. You must draw the circuit. assuming a glitch free Circuit is Unnecessary f(A,B,C)=(A+B)(B+E)(B+C) Lucker do : Control de la cont Could have assumed Injuris were available on buth asserted thegated form March 2, 2004

CMPT220 Midterm 2004

- 8. (10 marks) Given the logic function $f(D, C, B, A) = \Pi M(3, 5, 7, 12, 13) + D(6, 11)$
- (a) minimize the logic function $C \in A$ assuming that a glitch free $C \in A$ as $C \in A$ as $C \in A$ as $C \in A$ and $C \in A$ and
- (b) If the same function were implemented using SOP form, which cells are states that must be implemented by the pull-up network(s) in the circuit? Identify the states by their cell number.

9. (5 marks) Given the following VHDL code, draw the timing diagram for the resulting circuit as if you were the Max+plus II development environment,

LIBRARY ieee;

USE ieee.std_logic_1164.all;

ENTITY midterm IS

PORT (

a, b, ext: IN STD_LOGIC; f : OUT STD LOGIC);

END midterm:


ARCHITECTURE behavior OF midterm IS


BEGIN

WITH e SELECT

((a AND !b) OR (!a AND b)) WHEN '1', (a OR !a) WHEN OTHERS;

END behavior;





10. (12 marks) Design a circuit that accepts (as input) a 2 bit input pattern (interpreted as an unsigned binary number) and outputs a bit pattern (in 2's complement notation) that represents the (input value * (-1)). Develop your design to the point of determining the necessary logic equation(s). You do not have to draw the circuit.

A, A₀ - Output.
0 0 0 0 0
0 1 1 1

if $A_{\overline{1}}$, $O_{1} = A_{0}$ if $A_{1} = I_{2}$, $O_{3} = \overline{A_{0}}$

Output [AA) A, Ao + A, Ao
Output (A, Ao) = Ao
Where O, = Output and Oz=Outputz

4

Constant A